
CHAPTER 4 PORT FUNCTIONS
User’s Manual U15905EJ2V1UD
169
(3) Block diagram
Figure 4-33. Block Diagram of PDL0 to PDL15
Internal
bus
WRPMC
RD
Address
Output of AD0 to AD15
Input enable signal
of AD0 to AD15
Input of AD0 to AD15
Output enable signal of AD0 to AD15
Output buffer off signal
WRPORT
PDL0/AD0 to
PDL15/AD15
PMCDLn
Output latch
(PDLn)
Selector
WRPM
PMDLn
PMCDL
PDL
PMDL
Remarks 1. PDL:
Port register DL
PMDL:
Port mode register DL
PMCDL: Port mode control register DL
Output buffer off signal: Signal that is active in IDLE/STOP mode
2. n = 0 to 15